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Perception can have diﬀerent meanings to diﬀerent groups.
It has a wide range of connotations; from sensing to under-
standing to decisionmaking. Perception is a basic fundamen-
tal core in many systems, such as autonomous systems and
vision-based applications. A typical scenario of a perception
system is as follows: data are asserted by sensors (visual, au-
ditory, or others) to be converted into corresponding sig-
nals. Common operations at this stage are noise removal,
transcoding, compression, and so forth. Specific features can
be extracted in view of more semantic compression and then
object recognition can take place. The main requirements of
such perception systems include
(i) intelligent and computational sensors;
(ii) perception and sensing algorithms;
(iii) vision-based algorithms; for example, collision avoid-
ance, trading, autonomous motion, and so forth;
(iv) highly parallel architecture;
(v) adaptive and configurable hardware;
(vi) software environment;
(vii) vision computational kernels; for example, decision-
based tasks, mixed-based functions, region-based
modules, and so forth.
Perception systems are highly dependent on technology.
From sensors technologies (such as infrared, carbon tubes,
MEMS, etc.) to integrated circuit technologies (CMOS,
submicron, FPGA), realization of the perception system is af-
fected in capabilities, cost, and performance. The main chal-
lenge is that these systems require integration of several dif-
ferent technologies. Moreover, current technologies do not
allow supporting all semantic levels of data and information
processing. Available systems at present times are a mixture
of hardware implementation at various scales with software
implementation of some specific modules leading to hybrid
systems. The evolving system-on-a-chip technology oﬀers
the most promising technology for perception systems be-
cause of the diﬀerent technology needs of the system’s build-
ing blocks.
The ultimate definition of system-on-a-chip (SoC) is the
integration of disparate technologies, built around a mono-
lithic processor, that will act as a complete system. These dis-
parate technologies include microelectronic circuits, MEMS
(microelectromechanical systems), microfluidic devices, sen-
sors (magnetic, electric field, chemical, etc.), wireless cir-
cuits and devices (including adaptive antennas), and opto-
electronic and photonic devices. The integration issue of de-
signing, simulating, verifying, and interconnecting such dis-
parate technologies is the certain evolution of SoC.
Currently, SoC is identified with designing mainly digital
systems with tens of millions of transistors and the associated
issues with design tools, design verification, testing strategies,
and reliability. In general, SoC phrase is applied to a wide
variety of technological issues at diﬀerent abstraction levels.
SoC paradigm leads to reduction in power consumption,
design cost, and time to market. New design methodologies
are needed with drastically diﬀerent capabilities from the ex-
isting ones, such as how to deal with more than 10 million
transistors in a single chip, IP cores and circuit macro-reuse,
and prototyping.
Perception systems fit, naturally, SoC technology. Having
sensing, processing, and displaying on a single chip will lead
to optimal performance. Due to the experimental nature of
machine perception algorithms and design process, proto-
typing is considered a significant step towards having per-
ception chips. This special issue presents several case studies
of prototyping of modules and systems as an essential design
step towards perception on a chip.
The first paper by Reyna-Rojas et al. addresses two of
the main design issues in SoC design and implementa-
tion; SoC platform architectures and SoC rapid prototyping.
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Platform-based design has been recognized as an eﬃcient de-
sign approach for SoCs where high degree of reconfigurabil-
ity and IP reuse can be achieved. This is essential for realistic
design time (i.e., time to market) and cost. Platform archi-
tectures experience the same classic dilemma of applicability
(i.e., generality) versus eﬃciency. The authors have followed
a widely accepted and proven approach by developing an
algorithmic-specific platform. It is specific for DSP and im-
age processing applications that are based on matrix/vector
and MAC operations.
A case study of real-time object recognition based on a
neural-network support vector machine (SVM) approach is
analyzed. The SVM is a classifier that is based on statistical
learning theory. The number of required operations and the
computing time increases proportionally to the number of
supporting vectors. It has been proven as an eﬃcient tech-
nique in several applications, for example, matrix bar codes
detection (which is discussed in the paper), face detection in
an automobile cockpit, and white lines detection. The SVM
recognition system is mapped into the proposed platforms
where the parallel feature of the SVM has been exploited.
The reconfigurability of the platform provides high degree of
flexibility in implementing several SVM functions dedicated
to any object recognition problem.
The authors have also proposed an experimental rapid-
prototyping platform for SoC emulation. The main compu-
tational core of the system is a Xilinx XC2V3000 FPGA pack-
age and PCI-X controller. An interesting discussion of proto-
typing the SVM application is given in the paper.
The second paper by Coudarcher et al. addresses soft-
ware prototyping (SP). It is a specific case study of a par-
allel programming environment, called SKiPPER, developed
at the Blaise-Pascal University. It is based on skeleton nest-
ing technique. Its main goal is designing and implementing
parallel image processing and vision applications. The paral-
lelization capabilities of this environment will lead to faster
and less complex implementations of several computational-
intensive vision tasks. The significance of their prototyping
environment is that it can be used for software implemen-
tation systems or as a first stage for hardware prototyping.
Moreover, this environment can also be used for prototyping
of embedded vision applications. This feature is not available
in many other prototyping systems, although it represents a
challenge as systems get more heterogeneous, in functions
and technology.
The SKiPPER system provides the users with guidance
and mostly automatic procedure for designing and imple-
menting parallel applications. A case study of parallel proto-
typing of a 3D face-tracking algorithm is discussed and ana-
lyzed. It is a computation-intensive application. It is based on
representing the face by a collection of 2D images (reference
views). The tracking technique is a matrices computation-
intensive task. The paper presents a systematic and logical
procedure in parallelization and implementation of this case
study.
The third and fourth papers present case studies of FPGA
prototyping of two basic computational kernels in vision per-
ception; window-based image processing and decision rule
function, respectively. Both cases use the FPGA’s diﬀerent
capabilities to realize eﬃcient implementation rather than
a mere direct mapping. FPGAs provide massive parallelism
at the logic and bit levels. Moreover, datapaths can be con-
trolled at the bit level.
In the third paper, Torres-Huitzil and Arias-Estrada
present a detailed example of mapping a window-based im-
age processing function into eﬃcient FPGA kernel. This
function is a fundamental operation in many computer vi-
sion applications. The main features of this function are in-
tensive computation, intensive memory requirements, and
high potentiality for parallelism. The authors developed a
detailed and systematic approach in exploiting the inher-
ent data parallelism in window-based operations. It is com-
bined with loop unrolling to compute more than one win-
dow in parallel, either in the vertical or in the horizontal di-
rection. This scheme will lead to reducing the memory access
overhead. The developed architecture is reconfigurable. It is
based onmodule reuse through a column-basedmemory ad-
dressing mode and a set of processing elements operating in
parallel.
The building block unit of this system is a configurable
processor. It has a simple architecture that can be configured
by a control word, selected by the user, in runtime. It per-
forms three disjoint operations, in parallel, in each clock cy-
cle. The architecture is synthesized with XST tool and pro-
totyped using a Virtex XCV2000E-6 device and RC1000PP
board. The board is connected to the PCI bus of a host com-
puter. The prototyped board has been evaluated for several
window operations; image convolution, template matching,
and gray-level image morphology. Both architecture and the
prototype provide high level of configurability. It can be used
as a platform to explore more complex algorithms such as
block matching for motion estimation, stereo disparity com-
putation, and discrete cosine transform.
While this paper presents detailed treatment of the
window-based image processing fundamentals, architec-
tures, and their FPGAmapping, the fourth paper by Mite´ran
et al. focuses on developing a tool of automatic FPGA pro-
totyping. A case study of hardware prototyping of a deci-
sion rule function (DRF) is demonstrated. DRF is a basic
functional kernel in several computer vision tasks, such as
hi-resolution image segmentation and pattern recognition
in very large databases. The main computational kernel of
DRF is the classifier, which can be implemented in several ap-
proaches, such as neural networks, support vector machine
(SVM) (as in the first paper), or the AdaBoost algorithm.
This paper employs the latter. The AdaBoost algorithm of-
fers an eﬃcient compromise between the system resolution
and hardware implementation.
The paper oﬀers both integrated design methodology
and a design tool called Boost2VHDL. This tool is developed
in C++. It generates, automatically, the hardware description
of a given decision function, while finding an eﬃcient trade-
oﬀ between the classification resolution, computation speed,
and silicon area. The generated hardware is programmable.
Experimental validation has taken place using real databases.
The developed design’s method and tool are applied in a
Editorial 991
quality control process. The goal is to detect some anoma-
lies on manufactured parts at a rate of 10 pieces per second.
The fifth paper, by Nair et al., and the first in a series of
four papers on system prototyping, is an astute example of
adaptation of an application under technological constraints.
The application is “people detection” in a structured envi-
ronment. Detection is not an end in itself; rather it is an in-
termediate step to localization, identification, and tracking.
A network of cameras is assumed for capturing the scene
which, in turn, necessitates compression for communica-
tion as well as supervised classification for region detection.
Supervised machine-learning-based classification allows the
system to work without failure in the case of sudden illumi-
nation as well as shifts from one camera to another. The be-
ginning of the study shows how procedure choices make a
logical and progressive tradeoﬀ between application require-
ments, such as detection using multiple sensors, compres-
sion, classification, and system capabilities (network process-
ing, control, etc.) of FPGAs.
FPGAs can realize both an embedded microprocessor for
controlling general operations and network protocols, and
application-specific firmware, which can be as parallel as
needed and can be tightly coupled to cameras and memo-
ries. Yet, implementing classification in FPGAs can be diﬃ-
cult because of large on-chip memory requirements for data
streaming. Again, looking for tradeoﬀs leads to a choice of
AdaBoost algorithm for generating a chain of classifiers that
candidates go through for rejection. Candidates, here, are
sets of sum diﬀerences over well-chosen couples of neigh-
borhoods at various scales and locations. Such computation
is eﬃciently performed on a scan-plus version of the input
image that commutes with the DCT in a JPEG compression
since both are linear. The remaining question is purely hard-
ware at that stage which is minimizing the memory access.
This can be achieved by computing features at selected points
and interpolating to approximate the internal image. The in-
terpolation requires a single multiplier for all points due to
coeﬃcient repartitions. The whole work is most representa-
tive of practical problem solving by a mix of algorithm se-
lection and adaptation to suit the architectural and hardware
capabilities. It puts forward two other illustrated points that
might interest the reader: (1) how image processing and pat-
tern recognition are to be balanced on a chip with the help
of implementation constraints, and (2) how the same type of
procedure raises diﬀerent concerns depending on prototyp-
ing goals. For example, AdaBoost is an alternative to support
vector machines and choices are diﬀerent under system con-
siderations.
The sixth paper by Barbaro and Raﬀo, also on vision,
adds the sensory dimension in place of the traditional image
recognition. The presented design utilizes analog-computing
cells for real-time filtering at the pixel level. From a sys-
tem’s point of view, the rationale for a smart sensor approach
comes from the idea that only significant results are output
in some specific applications. Many examples of such ap-
plications stem from mobility—they range from car safety
(e.g., time to collision) to character and optical recognition
in cell phones (e.g., address storing, privacy protection), as-
sistance for disabled people, and surveillance. Physical con-
straints deal with environment concerns (e.g., wave length,
secrecy, or sensitivity/exposure), embarkability (e.g., hard-
ening, cumbersomeness) or power supply (e.g., low power),
not to mention the unavoidable economic dimension. In the
present example, a low-power CMOS sensor is enriched with
filtering capabilities for the sensor to deliver salient, lim-
ited information. The work exemplifies how procedures and
device implementations have to be conceived jointly with
tradeoﬀs between algorithmic versatility (ormodularity) and
partitioning.
Gabor filters are selected for versatility as they are proven
eﬃcient in depth ormotion finding, as well as in texture anal-
ysis. For simplicity, photodiodes are taken for the light to cur-
rent transducers and image scans use ring counters that exist
in standard cell to save some design eﬀort. As for the design,
linear filtering is an interaction among pixels, except for the
possible sensitivity to external perturbations (often lighten-
ing conditions) that induces less local comparison with an
average (e.g., mean, median, or Laplacian). A fast factor in
analog implementation evaluation is the degree of parame-
terization. Performances, in the given example, range in the
order of 1µW per pixel and 24 microseconds per filtering
(independent of the size of the retina). This example helps
to understand how many such elementary processing can be
stacked depending on the technology capabilities.
The last two papers address auditory systems in two very
diﬀerent manners. One is more system oriented with digital
design, it is analyzed at a functional design level. The other
paper is more device oriented with analog techniques at the
cell level. The lower dimensionality in this case, however, fa-
vors more generic prototyping as well as more thorough sim-
ulation.
The seventh paper, by Sawan et al., tackles the design
of a DSP core dedicated to image formation in ultrasound
imagery. Recognition by system is not required in this case
as intelligent recognition is expected to be performed by a
human expert. The diﬃculty is mostly in miniaturization.
The main processing comprises reading data from an ex-
ternal ultrasonic sensor array (in B-mode), computing the
beamforming, filtering high-frequency noise, outputting the
phase from lowpass-filtered IQ demodulation, and comput-
ing themagnitude. FPGA technology is integrated with ARM
hardware for rapid prototyping. Diﬃculty may arise when
using a particular technology-bound design tool, for exam-
ple, FPGA, with simulation tools such as Simulink in Mat-
lab. Constraints such as module intercommunication abil-
ity, memory type, memory size, clock generation, pipeline
depth, and tabulation/computation are taken into consider-
ation by algorithmic simulation and procedural choices. The
paper illustrates the need for intuitive design techniques be-
yond the interest of the application.
The last paper, by Ravindran et al., illustrates an inspired
human-like biological model of perception. The paper em-
beds the sample design within the framework of a more gen-
eral approach named CADSP. The approach aims at adding
digital functionality to analog devices to balance the activity
between the analog massive processing and the digital ex-
992 EURASIP Journal on Applied Signal Processing
ternal control, including acquisition management and signal
recoding for conversion. The CMOS floating gate is intro-
duced as the vector of increased programmability or flexi-
bility. It saves power consumption too. It supports translin-
ear function design by merely adapting capacitive coupling.
The adopted FPAA (A for analog) design technology is high-
lighted with reference to the FPGA (G for gate) regard-
ing the lack of availability of tools as well as the design-
specific challenges. Several generic functions in audio pro-
cessing are then described covering all stages of the process-
ing chain such as noise suppression, feature extraction, Mel-
cepstrum coeﬃcient (regular MFCC), Yang’s model coeﬃ-
cient (MFCC-like), classification, and vector quantization.
Due to the unique variations of the floating-gate technology,
tradeoﬀs deal with how to approximate filters to fit them in
the abilities of buildable devices assuming noise stationarity
or frequency repartitioning for transforming SNR into gain
factor.
Finally, we would like to thank all colleagues who have
contributed to this special issue, including all the authors
who submitted papers. We appreciate the reviewers for all
their eﬀorts, Dr. Ashok Kumar (CACS), Dr. Marc Moonen,
and the Editorial Board, without their support this special is-
sue would not be possible. We acknowledge the support from
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